Channel Avatar

ZAID ENG in Arabic @UC5SFExCcINUc54YqcaNMaRA@youtube.com

1K subscribers - no pronouns :c

قناة تختص بكل ما يخص تقنية الحاسوب وتبادل المعلومات The cha


09:44
introduction to hardware IP core
10:18
EXP7 DS CDMA Direct Sequence Code Division Multiple Access
08:04
Exp6 Flat fading and selective frequency
08:20
Exp5 Estimation of received bit energy for data rates in wireless communications
04:50
Exp4 pathloss models
12:00
Exp3 Hata model
07:12
Exp2 CCIR model
11:04
Exp1 Free space model
06:01
how to make a project in ISE and simulate the source #VHDL
06:24
ISE 14 5 install
41:35
GSM2 3
43:47
GSM4 + multiple access
29:45
GSM4
20:16
wireless sensor network
40:28
GSM1 GSM network architecture
01:44:42
مراجعة لبعض المواضيع
10:52
DFT2
31:55
convolution lab
29:30
DFT1
05:06
2 lecture 13 convolution properties
19:52
convoltion properties 1
18:09
lab 7 simulink getstarted2021 02 22 at 05 46 GMT 8 Google Drive
14:29
lecture 8 convolution 2021 02 24 at 02 44 GMT 8 Google Drive
11:13
lecture 6 system properties
14:53
convolution2
04:30
lecture 5 time transformation
07:28
lecture 4 amplitude transformation
03:55
lab 4 Sampling frequency
06:08
lecture 2 ADC
06:30
DSP lab third experiment
19:57
Discrete time signals and systems
01:59
lecture 2 lab DSP
04:59
Digital Signal Processing DSP One
22:26
signal fading statistics
57:50
Radio propagation and propagation path loss models
25:24
Direct Routing
36:06
tele traffic engineering
34:26
cellular network architecture
29:36
hexagonal cell geometry
28:14
Cell Splitting
37:37
the cellular concept system fundamentals
07:50
Integrating a custom AXI IP Core in Vivado for Xilinx Zynq FPGA based embedded systems #FPGA
06:30
MIO configuration, peripheral IO in ZYNQ 7 processing system #FPGA #VIVADO
17:20
how to design embedded system ZYNQPS with XADC #FPGA #xilinx
01:51
تقسيم القناة
10:36
Digital FIR Filter design using Xilinx system generator with FPGA #XSG
06:48
deep learning shallo neural network steps with simple example
09:43
GPU vs CPU in terms of time using Matlab , which is the fastest
06:39
Xilinx waveform viewer in Xilinx system generator #xilinx #XSG #FPGA
03:39
XADC stream using direct memory access in VIVADO #xilinx #VIVADO #FPGA
12:25
image histogram using Xilinx model composer SIMULINK #xilinx #modelcomposer
05:59
check your GPU properties to start parallel computing in MATLAB #mathworks
07:50
model composer overview with simple example #FPGA #xilinx #model #composer
08:37
fitting a Platform Based Accelerator Design in System Generator #xilinx #FPGA
09:18
HLS optimization #FPGA #XILINX
05:49
HLS interfacing overview #FPGA #xilinx #HLS
10:11
HLS interface practical example #FPGA #xilinx #HLS
16:08
introduction to vitis HLS #FPGA #xilinx
27:20
Introduction to FPGA, Xilinx devices #xilinx #FPGA
01:58
قصة نحو حياة افضل للاديب المصري الراحل توفيق الحكيم